{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:39:27Z","timestamp":1761896367453,"version":"3.37.3"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100004807","name":"German Research Foundation (DFG)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004807","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Transregional Collaborative Research Centre","award":["SFB\/TR 89"],"award-info":[{"award-number":["SFB\/TR 89"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2017,3,1]]},"DOI":"10.1109\/tc.2016.2595560","type":"journal-article","created":{"date-parts":[[2016,7,28]],"date-time":"2016-07-28T14:17:49Z","timestamp":1469715469000},"page":"488-501","source":"Crossref","is-referenced-by-count":55,"title":["Power Density-Aware Resource Management for Heterogeneous Tiled Multicores"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0245-2062","authenticated-orcid":false,"given":"Heba","family":"Khdr","sequence":"first","affiliation":[]},{"given":"Santiago","family":"Pagani","sequence":"additional","affiliation":[]},{"given":"Ericles","family":"Sousa","sequence":"additional","affiliation":[]},{"given":"Vahid","family":"Lari","sequence":"additional","affiliation":[]},{"given":"Anuj","family":"Pathania","sequence":"additional","affiliation":[]},{"given":"Frank","family":"Hannig","sequence":"additional","affiliation":[]},{"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[]},{"given":"Jurgen","family":"Teich","sequence":"additional","affiliation":[]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270293"},{"journal-title":"Design for High Performance Low Power and Reliable 3D Integrated Circuits","year":"2012","author":"lim","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1996.542808"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78610-8_30"},{"article-title":"Solving the generalized assignment problem by column enumeration based on Lagrangian reduced costs","year":"2006","author":"brommesson","key":"ref31"},{"journal-title":"Knapsack Problems Algorithms and Computer Implementations","year":"1990","author":"martello","key":"ref30"},{"journal-title":"Odroid-XU3","year":"0","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-014-0905-0"},{"key":"ref10","first-page":"330:1","article-title":"MDTM: Multi-objective dynamic thermal management for on-chip systems","author":"khdr","year":"0","journal-title":"Proc Conf Des Autom Test Eur"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2009.1008"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2161308"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744916"},{"key":"ref13","first-page":"219","article-title":"Dynamic power management for many-core platforms in the dark silicon era: A multi-objective control approach","year":"0","journal-title":"Proc IEEE\/ACM Int Symp Low Power Electron Des"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"journal-title":"Intel Corporation","article-title":"Intel turbo boost technology in Intel CoreTM microarchitecture (nehalem) based processors","year":"2008","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2421911"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488949"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687457"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039401"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2009.76"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.18"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.16"},{"key":"ref3","first-page":"618","article-title":"Approximation-aware scheduling on heterogeneous multi-core architectures","author":"tan","year":"0","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656103"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref5","first-page":"13:1","article-title":"Dark silicon as a challenge for hardware\/software co-design: Invited special session paper","author":"shafique","year":"0","journal-title":"Proc Int Conf Hardware\/Softw Codesign Syst Synthesis"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164944"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"journal-title":"Exynos 5 Octa (5422)","year":"0","key":"ref2"},{"key":"ref9","first-page":"147","article-title":"Dynamic power management for multicores: Case study using the Intel SCC","author":"david","year":"0","journal-title":"Proc IEEE\/IFIP 20th Int Conf VLSI and System-on-Chip"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596680"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.94"},{"key":"ref22","article-title":"big.LITTLE processing with ARM Cortex-A15 & Cortex-A7","author":"greenhalgh","year":"2011","journal-title":"White Paper ARM Limited"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2014.6903672"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283790"},{"article-title":"First the tick, now the tock: Intel microarchitecture (nehalem)","year":"2009","author":"casazza","key":"ref41"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2584660"},{"journal-title":"Intel Corporation","year":"2013","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1036"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7847504\/07524768.pdf?arnumber=7524768","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:38:32Z","timestamp":1641987512000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7524768\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3,1]]},"references-count":41,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2595560","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2017,3,1]]}}}