{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:33:32Z","timestamp":1763458412561,"version":"3.37.3"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T00:00:00Z","timestamp":1730160000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T00:00:00Z","timestamp":1730160000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002341","name":"Academy of Finland","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002341","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,29]]},"DOI":"10.1109\/norcas64408.2024.10752475","type":"proceedings-article","created":{"date-parts":[[2024,11,18]],"date-time":"2024-11-18T18:51:05Z","timestamp":1731955865000},"page":"1-7","source":"Crossref","is-referenced-by-count":3,"title":["Fully Automatic Compiler Retargeting and CV-X-IF Hardware Interface Generation for RISC-V Custom Instructions"],"prefix":"10.1109","author":[{"given":"Kari","family":"Hepola","sequence":"first","affiliation":[{"name":"Tampere University,Tampere,Finland"}]},{"given":"Tharaka Ranasinghe","family":"Arachchige","sequence":"additional","affiliation":[{"name":"Tampere University,Tampere,Finland"}]},{"given":"Joonas","family":"Multanen","sequence":"additional","affiliation":[{"name":"Tampere University,Tampere,Finland"}]},{"given":"Pekka","family":"J\u00e4\u00e4skel\u00e4inen","sequence":"additional","affiliation":[{"name":"Tampere University,Tampere,Finland"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106752"},{"author":"Group","key":"ref2","article-title":"Core-V eXtension Interface"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"article-title":"Seal5-semi-automated LLVM support for RISC-V extensions including autovectorization","year":"2024","author":"for","key":"ref4"},{"key":"ref5","first-page":"204","article-title":"Extending clang\/LLVM with custom instructions using TableGen-an experience report","volume-title":"MBMV","author":"Schlamelcher"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3620666.3651375"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP54787.2022.00034"},{"volume-title":"Microprocessor Architectures: From VLIW to TTA. USA","author":"Corporaal","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2011.6190108"},{"key":"ref10","article-title":"BEEBS: Open benchmarks for energy measurements on embedded platforms","author":"Pallister","year":"2013","journal-title":"arXiv preprint arXiv:1308.5174"}],"event":{"name":"2024 IEEE Nordic Circuits and Systems Conference (NorCAS)","start":{"date-parts":[[2024,10,29]]},"location":"Lund, Sweden","end":{"date-parts":[[2024,10,30]]}},"container-title":["2024 IEEE Nordic Circuits and Systems Conference (NorCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10752391\/10752437\/10752475.pdf?arnumber=10752475","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T17:49:59Z","timestamp":1732729799000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10752475\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,29]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/norcas64408.2024.10752475","relation":{},"subject":[],"published":{"date-parts":[[2024,10,29]]}}}