{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:24:12Z","timestamp":1730269452948,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ipdpsw.2010.5470755","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T18:25:42Z","timestamp":1275071142000},"page":"1-8","source":"Crossref","is-referenced-by-count":8,"title":["PATIS: Using partial configuration to improve static FPGA design productivity"],"prefix":"10.1109","author":[{"given":"T.","family":"Frangieh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Chandrasekharan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Rajagopalan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Iskander","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Craven","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Patterson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"46","article-title":"Implementing Incremental Changes Efficiently","author":"sutton","year":"2007","journal-title":"Xcell Journal"},{"key":"ref3","article-title":"Incremental Synthesis: Achieving Shorter Design Cycles Without Quality Trade-Offs","author":"zacher","year":"2009","journal-title":"FPGA Journal"},{"journal-title":"Multilevel Hypergraph Partitioning Applications in VLSI design","year":"0","author":"karypis","key":"ref10"},{"key":"ref6","article-title":"Physical Synthesis Flows for FPGA Designs","author":"rivoallon","year":"2007","journal-title":"FPGA Journal"},{"journal-title":"OpenFire Soft Processor","year":"0","author":"craven","key":"ref11"},{"journal-title":"XAPP918 Incremental Design Reuse with Partitions","year":"0","key":"ref5"},{"journal-title":"GNU Project GDB The GNU Project Debugger","year":"0","key":"ref12"},{"key":"ref8","article-title":"Floorplan Design for MultiMillion Gate FPGAs","author":"cheng","year":"2004","journal-title":"ICCAD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.84"},{"journal-title":"Quartus II Incremental Compilation for Hierarchical and Team-Based Design","year":"0","key":"ref2"},{"key":"ref9","first-page":"331","article-title":"An incremental floorplanner based on genetic algorithm","volume":"1","author":"liu","year":"2003","journal-title":"ASIC 2003 Proceedings 5th International Conference on"},{"journal-title":"Development System Reference Guide","year":"0","key":"ref1"}],"event":{"name":"Distributed Processing, Workshops and Phd Forum (IPDPSW)","start":{"date-parts":[[2010,4,19]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2010,4,23]]}},"container-title":["2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5465895\/5470678\/05470755.pdf?arnumber=5470755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T05:16:21Z","timestamp":1489900581000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5470755\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ipdpsw.2010.5470755","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}