{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:26:28Z","timestamp":1729628788621,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/ats.2014.17","type":"proceedings-article","created":{"date-parts":[[2014,12,30]],"date-time":"2014-12-30T16:43:19Z","timestamp":1419957799000},"page":"25-32","source":"Crossref","is-referenced-by-count":4,"title":["Optimal Redundancy Designs for CNFET-Based Circuits"],"prefix":"10.1109","author":[{"given":"Da","family":"Cheng","sequence":"first","affiliation":[]},{"given":"Fangzhou","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Feng","family":"Gao","sequence":"additional","affiliation":[]},{"given":"Sandeep K.","family":"Gupta","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2003278"},{"key":"17","first-page":"1363","article-title":"Performance analysis of cnfet based circuits in the presence of fabrication imperfections","author":"jeske","year":"2012","journal-title":"Proceedings of International Symposium on Circuits and Systems"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2006903"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424295"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424281"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1038\/nature12502"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2187527"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373592"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.97"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.257"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2010","author":"weste","key":"20"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2011.6144653"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2058126"},{"journal-title":"CMOS Digital Integrated Circuits","year":"2003","author":"kang","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026574"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1016\/0016-0032(56)90559-2"},{"key":"27","doi-asserted-by":"crossref","first-page":"563","DOI":"10.1109\/MDT.2004.86","article-title":"Enhancing yield at the end of the technology roadmap","volume":"216","author":"sirisantana","year":"2004","journal-title":"Proc IEEE Design and Test"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/EIT.2011.5978618"},{"key":"29","doi-asserted-by":"crossref","first-page":"1735","DOI":"10.1126\/science.1122797","article-title":"An integrated circuit assembled on a single carbon nanotube","volume":"311","author":"chen","year":"2006","journal-title":"Science"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0133"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1038\/nature01797"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629933"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1021\/nl203701g"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751865"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"7"},{"key":"6","first-page":"1263","article-title":"Salvaging chips with caches beyond repair","author":"hisung","year":"2011","journal-title":"Proceedings of DATE"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.31"},{"journal-title":"A Heuristic Logical Effort Approach for Gate Sizing for CNFET-Based Circuits","year":"2014","author":"cheng","key":"5"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.52"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.68"},{"key":"9","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1109\/JPROC.2007.911051","article-title":"Carbon nanotubes for high-performance electronics-progress and propect","volume":"962","author":"appenzeller","year":"2008","journal-title":"Proceedings of IEEE"},{"journal-title":"Device Modeling and Circuit Performance Evaluation for Nanoscale Devices Silicon Technology Beyond 45nm node and Carbon Nanotube Field Effect Transistors","year":"2007","author":"deng","key":"8"}],"event":{"name":"2014 IEEE 23rd Asian Test Symposium (ATS)","start":{"date-parts":[[2014,11,16]]},"location":"Hangzhou, China","end":{"date-parts":[[2014,11,19]]}},"container-title":["2014 IEEE 23rd Asian Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6975725\/6979054\/06979072.pdf?arnumber=6979072","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T22:52:23Z","timestamp":1498171943000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6979072\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/ats.2014.17","relation":{},"subject":[],"published":{"date-parts":[[2014,11]]}}}