{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,15]],"date-time":"2025-04-15T05:35:18Z","timestamp":1744695318549},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[1995,1,1]],"date-time":"1995-01-01T00:00:00Z","timestamp":788918400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1995]]},"DOI":"10.1109\/4.482192","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:00:39Z","timestamp":1030219239000},"page":"1449-1456","source":"Crossref","is-referenced-by-count":30,"title":["A CMOS analog front-end circuit for an FDM-based ADSL system"],"prefix":"10.1109","volume":"30","author":[{"family":"Zhong-Yuan Chang","sequence":"first","affiliation":[]},{"given":"D.","family":"Macq","sequence":"additional","affiliation":[]},{"given":"D.","family":"Haspeslagh","sequence":"additional","affiliation":[]},{"given":"P.M.P.","family":"Spruyt","sequence":"additional","affiliation":[]},{"given":"L.A.G.","family":"Goffart","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.173114"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.318"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052478"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.278337"},{"key":"ref8","first-page":"459","article-title":"A topology for high order interpolative coders","author":"lee","year":"1987","journal-title":"Proc IEEE ICC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112709"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"857","DOI":"10.1109\/4.297688","article-title":"A high frequency and high resolution fourth order ??A\/D converter in BiCMOS technology","volume":"29","author":"yin","year":"1994","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.222184"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/4\/10262\/00482192.pdf?arnumber=482192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:06:54Z","timestamp":1638216414000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/482192\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"references-count":8,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/4.482192","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[1995]]}}}