{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T21:05:17Z","timestamp":1773263117545,"version":"3.50.1"},"reference-count":39,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T00:00:00Z","timestamp":1773273600000},"content-version":"am","delay-in-days":710,"URL":"http:\/\/www.elsevier.com\/open-access\/userlicense\/1.0\/"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100001849","name":"Defence Research and Development Organisation","doi-asserted-by":"publisher","award":["JATC-EMDTERA-06"],"award-info":[{"award-number":["JATC-EMDTERA-06"]}],"id":[{"id":"10.13039\/501100001849","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001843","name":"Science and Engineering Research Board","doi-asserted-by":"publisher","award":["CRG\/2021\/002219"],"award-info":[{"award-number":["CRG\/2021\/002219"]}],"id":[{"id":"10.13039\/501100001843","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1016\/j.mejo.2024.106155","type":"journal-article","created":{"date-parts":[[2024,3,7]],"date-time":"2024-03-07T22:26:31Z","timestamp":1709850391000},"page":"106155","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":3,"special_numbering":"C","title":["Modeling of inner-outer gates and temperature dependent gate-induced drain leakage current of junctionless double-gate-all-around FET"],"prefix":"10.1016","volume":"146","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9010-0712","authenticated-orcid":false,"given":"Nitish","family":"Kumar","sequence":"first","affiliation":[]},{"given":"Aakanksha","family":"Mishra","sequence":"additional","affiliation":[]},{"given":"Ankur","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Pushpapraj","family":"Singh","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"3","key":"10.1016\/j.mejo.2024.106155_bib1","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1038\/nnano.2010.15","article-title":"Nanowire transistors without junctions","volume":"5","author":"Colinge","year":"2010","journal-title":"Nat. Nanotechnol."},{"issue":"5","key":"10.1016\/j.mejo.2024.106155_bib2","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1063\/1.3079411","article-title":"Junctionless multigate field-effect transistor","volume":"94","author":"Lee","year":"2009","journal-title":"Appl. Phys. Lett."},{"issue":"2","key":"10.1016\/j.mejo.2024.106155_bib3","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1109\/LED.2010.2093506","article-title":"Sensitivity of threshold voltage to nanowire width variation in junctionless transistors","volume":"32","author":"Choi","year":"2011","journal-title":"IEEE Electron. Device Lett."},{"issue":"12","key":"10.1016\/j.mejo.2024.106155_bib4","doi-asserted-by":"crossref","first-page":"1752","DOI":"10.1109\/LED.2011.2169645","article-title":"Gate-all-around junctionless nanowire mosfet with improved low-frequency noise behavior","volume":"32","author":"Singh","year":"2011","journal-title":"IEEE Electron. Device Lett."},{"issue":"12","key":"10.1016\/j.mejo.2024.106155_bib5","doi-asserted-by":"crossref","first-page":"1759","DOI":"10.1109\/LED.2012.2217112","article-title":"Piezoresistive sensing performance of junctionless nanowire FET","volume":"33","author":"Singh","year":"2012","journal-title":"IEEE Electron. Device Lett."},{"issue":"3","key":"10.1016\/j.mejo.2024.106155_bib6","doi-asserted-by":"crossref","first-page":"620","DOI":"10.1109\/TED.2009.2039093","article-title":"High-temperature performance of silicon junctionless MOSFETs","volume":"57","author":"Lee","year":"2010","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"April","key":"10.1016\/j.mejo.2024.106155_bib7","article-title":"Noise and linearity analysis of recessed-source\/drain junctionless Gate All Around (Re-S\/D-JL-GAA) MOSFETs for communication systems","volume":"136","author":"Kumar","year":"2023","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2024.106155_bib8","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2023.105720","article-title":"Impact of temperature variation on noise parameters and HCI degradation of recessed source\/drain junctionless gate all around MOSFETs","volume":"134","author":"Kumar","year":"2023","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2024.106155_bib9","series-title":"Self-Heating Mapping of the Experimental Device and its Optimization in Advance Sub-5nm Node Junctionless Multi-Nanowire FETs","first-page":"1","author":"Kumar","year":"2023"},{"key":"10.1016\/j.mejo.2024.106155_bib10","first-page":"1","author":"Kumar","year":"2023","journal-title":"Electro-Thermal Characteristics of Junctionless Nanowire Gate-All-Around Transistors Using Compact Thermal Conductivity Model"},{"key":"10.1016\/j.mejo.2024.106155_bib11","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1038\/srep00475","article-title":"Are nanotube architectures more advantageous than nanowire architectures for field effect transistors?","volume":"2","author":"Fahad","year":"2012","journal-title":"Sci. Rep."},{"issue":"19","key":"10.1016\/j.mejo.2024.106155_bib12","first-page":"10","volume":"1","author":"Chua","year":"2012","journal-title":"Silicon Nanotube Mosfet"},{"issue":"5","key":"10.1016\/j.mejo.2024.106155_bib13","doi-asserted-by":"crossref","first-page":"506","DOI":"10.1109\/LED.2014.2310175","article-title":"Device performance of silicon nanotube field effect transistor","volume":"35","author":"Tekleab","year":"2014","journal-title":"IEEE Electron. Device Lett."},{"issue":"3","key":"10.1016\/j.mejo.2024.106155_bib14","doi-asserted-by":"crossref","first-page":"1034","DOI":"10.1109\/TED.2013.2243151","article-title":"High-performance silicon nanotube tunneling FET for ultralow-power logic applications","volume":"60","author":"Fahad","year":"2013","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"2","key":"10.1016\/j.mejo.2024.106155_bib15","doi-asserted-by":"crossref","first-page":"516","DOI":"10.1007\/s10825-016-0819-0","article-title":"Analytical modeling of threshold voltage for symmetrical silicon nano-tube field-effect-transistors (Si-NT FETs)","volume":"15","author":"Tiwari","year":"2016","journal-title":"J. Comput. Electron."},{"issue":"6","key":"10.1016\/j.mejo.2024.106155_bib16","doi-asserted-by":"crossref","first-page":"1224","DOI":"10.1109\/TNANO.2018.2870723","article-title":"An Explicit unified drain current model for silicon-nanotube-based ultrathin double gate-all-around MOSFETs","volume":"17","author":"Kumar","year":"2018","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"5","key":"10.1016\/j.mejo.2024.106155_bib17","doi-asserted-by":"crossref","first-page":"868","DOI":"10.1109\/TNANO.2017.2717841","article-title":"A threshold voltage model of quantum confinement effects","volume":"16","author":"Kumar","year":"2017","journal-title":"IEEE Trans. NanoBioscience"},{"issue":"4","key":"10.1016\/j.mejo.2024.106155_bib18","doi-asserted-by":"crossref","first-page":"1851","DOI":"10.1109\/TED.2017.2672203","article-title":"Nanotube junctionless FET: proposal, design, and investigation","volume":"64","author":"Sahay","year":"2017","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"6","key":"10.1016\/j.mejo.2024.106155_bib19","doi-asserted-by":"crossref","first-page":"2679","DOI":"10.1007\/s12633-021-01069-5","article-title":"Impact of temperature variation on analog, hot-carrier injection and linearity parameters of nanotube junctionless double-gate-all-around (NJL-DGAA) MOSFETs","volume":"14","author":"Kumar","year":"2022","journal-title":"Silicon"},{"issue":"May","key":"10.1016\/j.mejo.2024.106155_bib20","article-title":"Modeling the threshold voltage of core-and-outer gates of ultra-thin nanotube Junctionless-double gate-all-around (NJL-DGAA) MOSFETs","volume":"113","author":"Kumar","year":"2021","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2024.106155_bib21","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1088\/1361-6528\/ac6df6","article-title":"Impact of ambient temperature and thermal resistance on device performance of junctionless silicon-nanotube FET","volume":"33","author":"Kumar","year":"2022","journal-title":"Nanotechnology"},{"issue":"April","key":"10.1016\/j.mejo.2024.106155_bib22","doi-asserted-by":"crossref","first-page":"611","DOI":"10.1109\/JEDS.2018.2829633","article-title":"Controlling L-BTBT in emerging nanotube FETs using dual-material gate","volume":"6","author":"Jain","year":"2018","journal-title":"IEEE J. Electron Devices Soc."},{"key":"10.1016\/j.mejo.2024.106155_bib23","doi-asserted-by":"crossref","first-page":"18918","DOI":"10.1109\/ACCESS.2017.2751518","article-title":"Comprehensive analysis of gate-induced drain leakage in emerging FET architectures: nanotube FETs versus nanowire FETs","volume":"5","author":"Sahay","year":"2017","journal-title":"IEEE Access"},{"issue":"1","key":"10.1016\/j.mejo.2024.106155_bib24","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1109\/TED.2014.2371916","article-title":"Insight into gate-induced drain leakage in silicon nanowire transistors","volume":"62","author":"Fan","year":"2015","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"5","key":"10.1016\/j.mejo.2024.106155_bib25","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1109\/LED.2016.2540645","article-title":"Comprehensive analysis of gate-induced drain leakage in vertically stacked nanowire FETs: inversion-mode versus junctionless mode","volume":"37","author":"Hur","year":"2016","journal-title":"IEEE Electron. Device Lett."},{"issue":"10","key":"10.1016\/j.mejo.2024.106155_bib26","doi-asserted-by":"crossref","first-page":"4138","DOI":"10.1109\/TED.2016.2601239","article-title":"Insight into lateral band-to-band-tunneling in nanowire junctionless FETs","volume":"63","author":"Sahay","year":"2016","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"6","key":"10.1016\/j.mejo.2024.106155_bib27","doi-asserted-by":"crossref","first-page":"2604","DOI":"10.1109\/TED.2017.2688134","article-title":"Physical insights into the nature of gate-induced drain leakage in ultrashort channel nanowire FETs","volume":"64","author":"Sahay","year":"2017","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"9","key":"10.1016\/j.mejo.2024.106155_bib28","doi-asserted-by":"crossref","first-page":"4815","DOI":"10.1109\/TED.2022.3194109","article-title":"Impact of process-induced inclined sidewalls on gate-induced drain leakage (GIDL) current of nanowire GAA MOSFETs","volume":"69","author":"Maniyar","year":"2022","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"4","key":"10.1016\/j.mejo.2024.106155_bib29","doi-asserted-by":"crossref","first-page":"2214","DOI":"10.1109\/TED.2022.3154341","article-title":"Gate-induced-drain-leakage (GIDL) in CMOS enhanced by mechanical stress","volume":"69","author":"Lee","year":"2022","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2024.106155_bib30","series-title":"Sentaurus Device User Guide, Document T-2022.03, Synopsys","year":"2022"},{"key":"10.1016\/j.mejo.2024.106155_bib31","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/TED.2022.3208848","article-title":"Thermal conductivity model to analyze the thermal implications in nanowire FETs","volume":"69","author":"Kumar","year":"2022","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"3","key":"10.1016\/j.mejo.2024.106155_bib32","doi-asserted-by":"crossref","first-page":"688","DOI":"10.1109\/TED.2013.2297378","article-title":"Analytical models for electric potential, threshold voltage, and subthreshold swing of junctionless surrounding-gate transistors","volume":"61","author":"Hu","year":"2014","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"6","key":"10.1016\/j.mejo.2024.106155_bib33","doi-asserted-by":"crossref","first-page":"3686","DOI":"10.1007\/s11664-021-08913-9","article-title":"Temperature-dependent analytical modeling of graded-channel gate-all-around (GC-GAA) junctionless field-effect transistors (JLFETs)","volume":"50","author":"Gupta","year":"2021","journal-title":"J. Electron. Mater."},{"issue":"1","key":"10.1016\/j.mejo.2024.106155_bib34","first-page":"3","article-title":"Gate-induced drain leakage reduction in cylindrical dual-metal hetero-dielectric gate all around MOSFET","volume":"65","author":"Rewari","year":"2018","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"5","key":"10.1016\/j.mejo.2024.106155_bib35","doi-asserted-by":"crossref","first-page":"2437","DOI":"10.1109\/TED.2019.2898444","article-title":"Temperature-dependent gate-induced drain leakages assessment of dual-metal nanowire field-effect transistor - analytical model","volume":"66","author":"Goel","year":"2019","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"6","key":"10.1016\/j.mejo.2024.106155_bib36","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1063\/1.3683516","article-title":"Tunable piezoresistance and noise in gate-all-around nanowire field-effect-transistor","volume":"100","author":"Singh","year":"2012","journal-title":"Appl. Phys. Lett."},{"issue":"10","key":"10.1016\/j.mejo.2024.106155_bib37","doi-asserted-by":"crossref","first-page":"1424","DOI":"10.1109\/LED.2021.3104885","article-title":"Hot-electron-induced punch-through (HEIP) effect in p-MOSFET enhanced by mechanical stress","volume":"42","author":"Lee","year":"2021","journal-title":"IEEE Electron. Device Lett."},{"issue":"8","key":"10.1016\/j.mejo.2024.106155_bib38","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/LSENS.2023.3300812","article-title":"Tunable piezoresistive NEMS pressure sensor simulation under various environmental conditions","volume":"7","author":"Kumar","year":"2023","journal-title":"IEEE Sensors Lett"},{"key":"10.1016\/j.mejo.2024.106155_bib39","series-title":"Effect of Temperature on Dynamic Parameters of Junctionless Multiple Nanowire Field-Effect Transistors","author":"Kumar","year":"2022"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269224000673?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269224000673?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T11:14:27Z","timestamp":1728472467000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269224000673"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":39,"alternative-id":["S0026269224000673"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2024.106155","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2024,4]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Modeling of inner-outer gates and temperature dependent gate-induced drain leakage current of junctionless double-gate-all-around FET","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2024.106155","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2024 Elsevier Ltd. All rights reserved.","name":"copyright","label":"Copyright"}],"article-number":"106155"}}