{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,31]],"date-time":"2026-07-31T01:30:29Z","timestamp":1785461429098,"version":"3.56.0"},"reference-count":99,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1016\/j.mejo.2021.105231","type":"journal-article","created":{"date-parts":[[2021,8,31]],"date-time":"2021-08-31T22:06:27Z","timestamp":1630447587000},"page":"105231","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":13,"special_numbering":"C","title":["Vertical traversal approach towards TSVs optimisation over multilayer network on chip (NoC)"],"prefix":"10.1016","volume":"116","author":[{"given":"Charanarur","family":"Panem","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rajendra S.","family":"Gad","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Brajesh Kumar","family":"Kaushik","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"3","key":"10.1016\/j.mejo.2021.105231_b1","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/TC.2011.239","article-title":"Elevator-first: A deadlock-free distributed routing algorithm for vertically partially connected 3D-NoCs","volume":"62","author":"Dubois","year":"2013","journal-title":"IEEE Trans. Comput."},{"issue":"5","key":"10.1016\/j.mejo.2021.105231_b2","doi-asserted-by":"crossref","first-page":"308","DOI":"10.1049\/iet-cds.2011.0349","article-title":"Design and management of high-performance, reliable and thermal-aware 3D networks-on-chip","volume":"6","author":"Rahmani","year":"2012","journal-title":"IET Circ. Devices Syst."},{"issue":"2","key":"10.1016\/j.mejo.2021.105231_b3","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1109\/TVLSI.2011.2182067","article-title":"Thermal-constrained task allocation for interconnect energy reduction in 3-D homogeneous MPSoCs","volume":"21","author":"Cheng","year":"2013","journal-title":":IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.mejo.2021.105231_b4","doi-asserted-by":"crossref","unstructured":"V. Pasca, L. Anghel, C. Rusu, M. Benabdenbi, Configurable serial fault-tolerant link for communication in 3D integrated systems, in: 2010 IEEE 16th International on-Line Testing Symposium, 2010, pp. 115\u2013120, 10.1109\/IOLTS.2010.5560225.","DOI":"10.1109\/IOLTS.2010.5560225"},{"key":"10.1016\/j.mejo.2021.105231_b5","doi-asserted-by":"crossref","unstructured":"J. Joyner, P. Zarkesh-Ha, J. Meindl, A stochastic global net-length distribution for a three-dimensional system-on-a-chip (3D-SoC), in: Proceedings 14th Annual IEEE International ASIC\/SOC Conference (IEEE Cat. No.01TH8558), 2001, pp. 147\u2013151, 10.1109\/ASIC.2001.954688.","DOI":"10.1109\/ASIC.2001.954688"},{"key":"10.1016\/j.mejo.2021.105231_b6","doi-asserted-by":"crossref","unstructured":"A. Rahimi, I. Loi, M. Kakoee, L. Benini, A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters, in: 2011 Design, Automation Test in Europe, 2011, pp. 1\u20136, 10.1109\/DATE.2011.5763085.","DOI":"10.1109\/DATE.2011.5763085"},{"key":"10.1016\/j.mejo.2021.105231_b7","series-title":"Proceedings of the 44th Annual Design Automation Conference","first-page":"746","article-title":"Thousand core chips: A technology perspective","author":"Borkar","year":"2007"},{"issue":"1","key":"10.1016\/j.mejo.2021.105231_b8","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TCAD.2008.2010691","article-title":"Outstanding research problems in NoC design: System, microarchitecture, and circuit perspectives","volume":"28","author":"Marculescu","year":"2009","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.mejo.2021.105231_b9","doi-asserted-by":"crossref","unstructured":"C. Weis, I. Loi, L. Benini, N. Wehn, An energy efficient DRAM subsystem for 3D integrated SoCs, in: 2012 Design, Automation Test in Europe Conference Exhibition (DATE), 2012, pp. 1138\u20131141, 10.1109\/DATE.2012.6176668.","DOI":"10.1109\/DATE.2012.6176668"},{"key":"10.1016\/j.mejo.2021.105231_b10","doi-asserted-by":"crossref","unstructured":"W. Dally, B. Towles, Route packets, not wires: on-chip interconnection networks, in: Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232), 2001, pp. 684\u2013689, 10.1109\/DAC.2001.156225.","DOI":"10.1145\/378239.379048"},{"issue":"1","key":"10.1016\/j.mejo.2021.105231_b11","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","article-title":"Networks on chips: a new SoC paradigm","volume":"35","author":"Benini","year":"2002","journal-title":"Computer"},{"key":"10.1016\/j.mejo.2021.105231_b12","doi-asserted-by":"crossref","unstructured":"F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan, M. Kandemir, Design and management of 3D chip multiprocessors using network-in-memory, in: 33rd International Symposium on Computer Architecture (ISCA\u201906), 2006, pp. 130\u2013141, 10.1109\/ISCA.2006.18.","DOI":"10.1145\/1150019.1136497"},{"key":"10.1016\/j.mejo.2021.105231_b13","doi-asserted-by":"crossref","unstructured":"D. Park, S. Eachempati, R. Das, A. Mishra, Y. Xie, N. Vijaykrishnan, C. Das, MIRA: A multi-layered on-chip interconnect router architecture, in: 2008 International Symposium on Computer Architecture, 2008, pp. 251\u2013261, 10.1109\/ISCA.2008.13.","DOI":"10.1109\/ISCA.2008.13"},{"key":"10.1016\/j.mejo.2021.105231_b14","doi-asserted-by":"crossref","unstructured":"Y. Xu, Y. Du, B. Zhao, X. Zhou, Y. Zhang, J. Yang, A low-radix and low-diameter 3D interconnection network design, in: 2009 IEEE 15th International Symposium on High Performance Computer Architecture, 2009, pp. 30\u201342, 10.1109\/HPCA.2009.4798234.","DOI":"10.1109\/HPCA.2009.4798234"},{"key":"10.1016\/j.mejo.2021.105231_b15","doi-asserted-by":"crossref","unstructured":"B. Feero, P. Pande, Performance evaluation for three-dimensional networks-on-chip, in: IEEE Computer Society Annual Symposium on VLSI (ISVLSI \u201907), 2007, pp. 305\u2013310, 10.1109\/ISVLSI.2007.79.","DOI":"10.1109\/ISVLSI.2007.79"},{"key":"10.1016\/j.mejo.2021.105231_b16","series-title":"Proceedings of the 34th Annual International Symposium on Computer Architecture","first-page":"138","article-title":"A novel dimensionally-decomposed router for on-chip communication in 3D architectures","author":"Kim","year":"2007"},{"issue":"6","key":"10.1016\/j.mejo.2021.105231_b17","doi-asserted-by":"crossref","first-page":"498","DOI":"10.1109\/MDT.2005.136","article-title":"Demystifying 3D ICs: the pros and cons of going vertical","volume":"22","author":"Davis","year":"2005","journal-title":"IEEE Design Test Comput."},{"key":"10.1016\/j.mejo.2021.105231_b18","series-title":"Proceedings of the 2004 International Symposium on Physical Design","first-page":"108","article-title":"Technology, performance, and computer-aided design of three-dimensional integrated circuits","author":"Das","year":"2004"},{"issue":"6","key":"10.1016\/j.mejo.2021.105231_b19","doi-asserted-by":"crossref","first-page":"520","DOI":"10.1109\/MDT.2005.150","article-title":"Placement and routing in 3D integrated circuits","volume":"22","author":"Ababei","year":"2005","journal-title":"IEEE Design Test Comput."},{"issue":"1","key":"10.1016\/j.mejo.2021.105231_b20","doi-asserted-by":"crossref","first-page":"639","DOI":"10.1109\/20.101109","article-title":"Armature design for coaxial induction launchers","volume":"27","author":"Andrews","year":"1991","journal-title":"IEEE Trans. Magn."},{"issue":"3","key":"10.1016\/j.mejo.2021.105231_b21","doi-asserted-by":"crossref","first-page":"517","DOI":"10.1016\/j.microrel.2010.09.031","article-title":"Reliability challenges in 3D IC packaging technology","volume":"51","author":"Tu","year":"2011","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/j.mejo.2021.105231_b22","series-title":"Itrs 2012 executive summary","author":"Itr","year":"2012"},{"key":"10.1016\/j.mejo.2021.105231_b23","unstructured":"H. Sangki, 3D super-via for memory applications, in: Proc. MSPI Packag. Workshop, 2007, pp. 1\u201335."},{"key":"10.1016\/j.mejo.2021.105231_b24","doi-asserted-by":"crossref","unstructured":"S. Pasricha, Exploring serial vertical interconnects for 3D ICs, in: 2009 46th ACM\/IEEE Design Automation Conference, 2009, pp. 581\u2013586, 10.1145\/1629911.1630061.","DOI":"10.1145\/1629911.1630061"},{"key":"10.1016\/j.mejo.2021.105231_b25","doi-asserted-by":"crossref","unstructured":"I. Loi, S. Mitra, T. Lee, S. Fujita, L. Benini, A low-overhead fault tolerance scheme for TSV-based 3D network on chip links, in: 2008 IEEE\/ACM International Conference on Computer-Aided Design, 2008, pp. 598\u2013602, 10.1109\/ICCAD.2008.4681638.","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"10.1016\/j.mejo.2021.105231_b26","doi-asserted-by":"crossref","unstructured":"L. Jiang, Q. Xu, B. Eklow, On effective TSV repair for 3D-stacked ICs, in: 2012 Design, Automation Test in Europe Conference Exhibition (DATE), 2012, pp. 793\u2013798, 10.1109\/DATE.2012.6176602.","DOI":"10.1109\/DATE.2012.6176602"},{"key":"10.1016\/j.mejo.2021.105231_b27","doi-asserted-by":"crossref","unstructured":"M. Jung, J. Mitra, D. Pan, S. Lim, TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC, in: 2011 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC), 2011, pp. 188\u2013193.","DOI":"10.1145\/2024724.2024767"},{"key":"10.1016\/j.mejo.2021.105231_b28","doi-asserted-by":"crossref","unstructured":"G. Smith, L. Smith, S. Hosali, S. Arkalgud, Yield considerations in the choice of 3D technology, in: 2007 International Symposium on Semiconductor Manufacturing, 2007, pp. 1\u20133, 10.1109\/ISSM.2007.4446880.","DOI":"10.1109\/ISSM.2007.4446880"},{"key":"10.1016\/j.mejo.2021.105231_b29","doi-asserted-by":"crossref","unstructured":"B. Noia, K. Chakrabarty, Pre-bond testing of die logic and TSVs in high performance 3D-SICs, in: 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International, 2012, pp. 1\u20135.","DOI":"10.1109\/3DIC.2012.6263042"},{"key":"10.1016\/j.mejo.2021.105231_b30","doi-asserted-by":"crossref","unstructured":"U. Syed, K. Chakrabarty, A. Chandra, R. Kapur, 3D-scalable adaptive scan (3D-SAS), in: 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International, 2012, pp. 1\u20136, 10.1109\/3DIC.2012.6263043.","DOI":"10.1109\/3DIC.2012.6263043"},{"issue":"2","key":"10.1016\/j.mejo.2021.105231_b31","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/TSM.2016.2518707","article-title":"Fabrication, characterization, and simulation of a low-cost TSV integration without front-side CMP process","volume":"29","author":"Guan","year":"2016","journal-title":"IEEE Trans. Semicond. Manuf."},{"issue":"4","key":"10.1016\/j.mejo.2021.105231_b32","doi-asserted-by":"crossref","first-page":"577","DOI":"10.1109\/TCAD.2014.2385759","article-title":"Novel spare TSV deployment for 3-D ICs considering yield and timing constraints","volume":"34","author":"Chen","year":"2015","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.mejo.2021.105231_b33","doi-asserted-by":"crossref","unstructured":"C. Ferri, S. Reda, R.I. Bahar, Strategies for improving the parametric yield and profits of 3D ICs, in: 2007 IEEE\/ACM International Conference on Computer-Aided Design, 2007, pp. 220\u2013226, 10.1109\/ICCAD.2007.4397269.","DOI":"10.1109\/ICCAD.2007.4397269"},{"key":"10.1016\/j.mejo.2021.105231_b34","doi-asserted-by":"crossref","unstructured":"A. Hsieh, T. Hwang, M. Chang, M. Tsai, C. Tseng, H. Li, TSV redundancy: Architecture and design issues in 3D IC, in: 2010 Design, Automation Test in Europe Conference Exhibition (DATE 2010), 2010, pp. 166\u2013171, 10.1109\/DATE.2010.5457218.","DOI":"10.1109\/DATE.2010.5457218"},{"issue":"6","key":"10.1016\/j.mejo.2021.105231_b35","doi-asserted-by":"crossref","first-page":"1045","DOI":"10.1007\/s11390-013-1396-3","article-title":"Revivepath: Resilient network-on-chip design through data path salvaging of router","volume":"28","author":"Han","year":"2013","journal-title":"J. Comput. Sci. Tech."},{"key":"10.1016\/j.mejo.2021.105231_b36","doi-asserted-by":"crossref","unstructured":"P. Bogdan, R. Marculescu, Workload characterization and its impact on multicore platform design, in: 2010 IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS), 2010, pp. 231\u2013240, 10.1145\/1878961.1879003.","DOI":"10.1145\/1878961.1879003"},{"key":"10.1016\/j.mejo.2021.105231_b37","series-title":"NOCS \u201915: Proceedings of the 9th International Symposium on Networks-on-Chip","year":"2015"},{"issue":"12","key":"10.1016\/j.mejo.2021.105231_b38","doi-asserted-by":"crossref","first-page":"2001","DOI":"10.1109\/TCAD.2010.2061613","article-title":"An analytical approach for network-on-chip performance analysis","volume":"29","author":"Ogras","year":"2010","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"6","key":"10.1016\/j.mejo.2021.105231_b39","doi-asserted-by":"crossref","first-page":"767","DOI":"10.1109\/TC.2011.106","article-title":"The reliability wall for exascale supercomputing","volume":"61","author":"Yang","year":"2012","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.mejo.2021.105231_b40","doi-asserted-by":"crossref","unstructured":"C. Liu, T. Song, J. Cho, J. Kim, J. Kim, S. Lim, Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC, in: 2011 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC), 2011, pp. 783\u2013788.","DOI":"10.1145\/2024724.2024900"},{"key":"10.1016\/j.mejo.2021.105231_b41","doi-asserted-by":"crossref","unstructured":"A. Mercha, G.V. der Plas, V. Moroz, I.D. Wolf, P. Asimakopoulos, N. Minas, S. Domae, D. Perry, M. Choi, A. Redolfi, C. Okoro, Y. Yang, J.V. Olmen, S. Thangaraju, D. Tezcan, P. Soussan, J. Cho, A. Yakovlev, P. Marchal, Y. Travaly, E. Beyne, S. Biesemans, B. Swinnen, Comprehensive analysis of the impact of single and arrays of through silicon vias induced stress on high-k \/ metal gate CMOS performance, in: 2010 International Electron Devices Meeting, 2010, pp. 2.2.1\u20132.2.4, 10.1109\/IEDM.2010.5703278.","DOI":"10.1109\/IEDM.2010.5703278"},{"key":"10.1016\/j.mejo.2021.105231_b42","doi-asserted-by":"crossref","unstructured":"S. Marella, S. Kumar, S. Sapatnekar, A holistic analysis of circuit timing variations in 3D-ICs with thermal and TSV-induced stress considerations, in: 2012 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 2012, pp. 317\u2013324.","DOI":"10.1145\/2429384.2429450"},{"issue":"4","key":"10.1016\/j.mejo.2021.105231_b43","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1109\/TADVP.2009.2021661","article-title":"Nonlinear thermal stress\/strain analyses of copper filled TSV (through silicon via) and their flip-chip microbumps","volume":"32","author":"Selvanayagam","year":"2009","journal-title":"IEEE Trans. Adv. Packag."},{"issue":"7","key":"10.1016\/j.mejo.2021.105231_b44","doi-asserted-by":"crossref","DOI":"10.1088\/0960-1317\/18\/7\/075018","article-title":"A study of thermo-mechanical stress and its impact on through-silicon vias","volume":"18","author":"Ranganathan","year":"2008","journal-title":"J. Micromech. Microeng."},{"issue":"2","key":"10.1016\/j.mejo.2021.105231_b45","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1109\/TDMR.2012.2194784","article-title":"Effect of thermal stresses on carrier mobility and keep-out zone around through-silicon vias for 3-D integration","volume":"12","author":"Ryu","year":"2012","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"10.1016\/j.mejo.2021.105231_b46","doi-asserted-by":"crossref","unstructured":"X. Liu, Q. Chen, P. Dixit, R. Chatterjee, R. Tummala, S. Sitaraman, Failure mechanisms and optimum design for electroplated copper Through-Silicon Vias (TSV), in: 2009 59th Electronic Components and Technology Conference, 2009, pp. 624\u2013629, 10.1109\/ECTC.2009.5074078.","DOI":"10.1109\/ECTC.2009.5074078"},{"key":"10.1016\/j.mejo.2021.105231_b47","doi-asserted-by":"crossref","unstructured":"K. Lu, X. Zhang, S. Ryu, J. Im, R. Huang, P. Ho, Thermo-mechanical reliability of 3-D ICs containing through silicon vias, in: 2009 59th Electronic Components and Technology Conference, 2009, pp. 630\u2013634, 10.1109\/ECTC.2009.5074079.","DOI":"10.1109\/ECTC.2009.5074079"},{"issue":"5","key":"10.1016\/j.mejo.2021.105231_b48","doi-asserted-by":"crossref","first-page":"1614","DOI":"10.1016\/j.tsf.2009.07.151","article-title":"Reliability study of through-silicon via (TSV) copper filled interconnects","volume":"518","author":"Kamto","year":"2009","journal-title":"Thin Solid Films"},{"key":"10.1016\/j.mejo.2021.105231_b49","series-title":"Nanoscale Transistors: Device Physics,Modeling and Simulation","author":"Mark S.\u00a0Lundstrom","year":"2006"},{"issue":"3","key":"10.1016\/j.mejo.2021.105231_b50","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1109\/MM.2007.58","article-title":"Power, thermal, and reliability modeling in nanometer-scale microprocessors","volume":"27","author":"Brooks","year":"2007","journal-title":"IEEE Micro"},{"issue":"6","key":"10.1016\/j.mejo.2021.105231_b51","doi-asserted-by":"crossref","first-page":"2131","DOI":"10.1109\/TNS.2007.910166","article-title":"Probabilistic evaluation of analog single event transients","volume":"54","author":"Kauppila","year":"2007","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"10.1016\/j.mejo.2021.105231_b52","doi-asserted-by":"crossref","unstructured":"S. Hara, Y. Jia, Capacity enhancement by virtual subcarrier assignment for OFDM-based wireless systems, in: 2004 IEEE 59th Vehicular Technology Conference. VTC 2004-Spring (IEEE Cat. No.04CH37514), vol. 3, 2004, pp. 1811\u20131815.","DOI":"10.1109\/VETECS.2004.1390569"},{"key":"10.1016\/j.mejo.2021.105231_b53","doi-asserted-by":"crossref","unstructured":"X. Dong, Y. Xie, System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs), in: 2009 Asia and South Pacific Design Automation Conference, 2009, pp. 234\u2013241, 10.1109\/ASPDAC.2009.4796486.","DOI":"10.1109\/ASPDAC.2009.4796486"},{"key":"10.1016\/j.mejo.2021.105231_b54","doi-asserted-by":"crossref","unstructured":"D. Velenis, M. Stucchi, E. Marinissen, B. Swinnen, E. Beyne, Impact of 3D design choices on manufacturing cost, in: 2009 IEEE International Conference on 3D System Integration, 2009, pp. 1\u20135, 10.1109\/3DIC.2009.5306575.","DOI":"10.1109\/3DIC.2009.5306575"},{"key":"10.1016\/j.mejo.2021.105231_b55","doi-asserted-by":"crossref","unstructured":"T. Xu, P. Liljeberg, H. Tenhunen, Optimal number and placement of through silicon vias in 3D network-on-chip, in: 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, 2011, pp. 105\u2013110, 10.1109\/DDECS.2011.5783057.","DOI":"10.1109\/DDECS.2011.5783057"},{"key":"10.1016\/j.mejo.2021.105231_b56","doi-asserted-by":"crossref","unstructured":"C. Lee, T. Huang, C. Cheng, S. Huang, A post-processing approach to minimize TSV number for high-level synthesis of 3D ICs, in: 2010 International Symposium on Computer, Communication, Control and Automation (3CA), vol. 1, 2010, pp. 434\u2013437, 10.1109\/3CA.2010.5533773.","DOI":"10.1109\/3CA.2010.5533773"},{"key":"10.1016\/j.mejo.2021.105231_b57","doi-asserted-by":"crossref","unstructured":"F. Darve, A. Sheibanyrad, P. Vivet, F. Petrot, Physical implementation of an asynchronous 3D-NoC router using serial vertical links, in: 2011 IEEE Computer Society Annual Symposium on VLSI, 2011, pp. 25\u201330, 10.1109\/ISVLSI.2011.59.","DOI":"10.1109\/ISVLSI.2011.59"},{"key":"10.1016\/j.mejo.2021.105231_b58","doi-asserted-by":"crossref","unstructured":"S. Pasricha, Exploring serial vertical interconnects for 3D ICs, in: 2009 46th ACM\/IEEE Design Automation Conference, 2009, pp. 581\u2013586, 10.1145\/1629911.1630061.","DOI":"10.1145\/1629911.1630061"},{"key":"10.1016\/j.mejo.2021.105231_b59","doi-asserted-by":"crossref","unstructured":"C. Liu, L. Zhang, Y. Han, X. Li, Vertical interconnects squeezing in symmetric 3D mesh network-on-chip, in: 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), 2011, pp. 357\u2013362, 10.1109\/ASPDAC.2011.5722213.","DOI":"10.1109\/ASPDAC.2011.5722213"},{"issue":"1","key":"10.1016\/j.mejo.2021.105231_b60","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TCAD.2008.2010691","article-title":"Outstanding research problems in NoC design: System, microarchitecture, and circuit perspectives","volume":"28","author":"Marculescu","year":"2009","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.mejo.2021.105231_b61","series-title":"Tour guide to 3d-ic design tools and services","year":"2013"},{"key":"10.1016\/j.mejo.2021.105231_b62","doi-asserted-by":"crossref","unstructured":"C. Feng, M. Zhang, J. Li, J. Jiang, Z. Lu, A. Jantsch, A low-overhead fault-aware deflection routing algorithm for 3D network-on-chip, in: 2011 IEEE Computer Society Annual Symposium on VLSI, 2011, pp. 19\u201324, 10.1109\/ISVLSI.2011.42.","DOI":"10.1109\/ISVLSI.2011.42"},{"key":"10.1016\/j.mejo.2021.105231_b63","doi-asserted-by":"crossref","unstructured":"D. Velenis, M. Stucchi, E. Marinissen, B. Swinnen, E. Beyne, Impact of 3D design choices on manufacturing cost, in: 2009 IEEE International Conference on 3D System Integration, 2009, pp. 1\u20135, 10.1109\/3DIC.2009.5306575.","DOI":"10.1109\/3DIC.2009.5306575"},{"issue":"12","key":"10.1016\/j.mejo.2021.105231_b64","doi-asserted-by":"crossref","first-page":"1959","DOI":"10.1109\/TCAD.2010.2062811","article-title":"Fabrication cost analysis and cost-aware design space exploration for 3-D ICs","volume":"29","author":"Dong","year":"2010","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.mejo.2021.105231_b65","doi-asserted-by":"crossref","unstructured":"S. Pasricha, Exploring serial vertical interconnects for 3D ICs, in: 2009 46th ACM\/IEEE Design Automation Conference, 2009, pp. 581\u2013586, 10.1145\/1629911.1630061.","DOI":"10.1145\/1629911.1630061"},{"key":"10.1016\/j.mejo.2021.105231_b66","doi-asserted-by":"crossref","unstructured":"F. Sun, A. Cevrero, P. Athanasopoulos, Y. Leblebici, Design and feasibility of multi-Gb\/s quasi-serial vertical interconnects based on TSVs for 3D ICs, in: 2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip, 2010, pp. 149\u2013154, 10.1109\/VLSISOC.2010.5642604.","DOI":"10.1109\/VLSISOC.2010.5642604"},{"key":"10.1016\/j.mejo.2021.105231_b67","doi-asserted-by":"crossref","unstructured":"F. Darve, A. Sheibanyrad, P. Vivet, F. Petrot, Physical implementation of an asynchronous 3D-NoC router using serial vertical links, in: 2011 IEEE Computer Society Annual Symposium on VLSI, 2011, pp. 25\u201330, 10.1109\/ISVLSI.2011.59.","DOI":"10.1109\/ISVLSI.2011.59"},{"key":"10.1016\/j.mejo.2021.105231_b68","doi-asserted-by":"crossref","unstructured":"P. Vivet, D. Dutoit, Y. Thonnart, F. Clermidy, 3D NoC using through silicon Via: An asynchronous implementation, in: 2011 IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip, 2011, pp. 232\u2013237, 10.1109\/VLSISoC.2011.6081643.","DOI":"10.1109\/VLSISoC.2011.6081643"},{"key":"10.1016\/j.mejo.2021.105231_b69","doi-asserted-by":"crossref","unstructured":"F. Clermidy, F. Darve, D. Dutoit, W. Lafi, P. Vivet, 3D embedded multi-core: Some perspectives, in: 2011 Design, Automation Test in Europe, 2011, pp. 1\u20136, 10.1109\/DATE.2011.5763213.","DOI":"10.1109\/DATE.2011.5763213"},{"key":"10.1016\/j.mejo.2021.105231_b70","doi-asserted-by":"crossref","unstructured":"S. Pasricha, A framework for TSV serialization-aware synthesis of application specific 3D networks-on-chip, in: 2012 25th International Conference on VLSI Design, 2012, pp. 268\u2013273, 10.1109\/VLSID.2012.82.","DOI":"10.1109\/VLSID.2012.82"},{"key":"10.1016\/j.mejo.2021.105231_b71","doi-asserted-by":"crossref","unstructured":"V. Pasca, L. Anghel, C. Rusu, M. Benabdenbi, Configurable serial fault-tolerant link for communication in 3D integrated systems, in: 2010 IEEE 16th International on-Line Testing Symposium, 2010, pp. 115\u2013120, 10.1109\/IOLTS.2010.5560225.","DOI":"10.1109\/IOLTS.2010.5560225"},{"key":"10.1016\/j.mejo.2021.105231_b72","series-title":"Proceedings of the 34th Annual International Symposium on Computer Architecture","first-page":"138","article-title":"A novel dimensionally-decomposed router for on-chip communication in 3D architectures","author":"Kim","year":"2007"},{"key":"10.1016\/j.mejo.2021.105231_b73","doi-asserted-by":"crossref","unstructured":"F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan, M. Kandemir, Design and management of 3D chip multiprocessors using network-in-memory, in: 33rd International Symposium on Computer Architecture (ISCA\u201906), 2006, pp. 130\u2013141, 10.1109\/ISCA.2006.18.","DOI":"10.1145\/1150019.1136497"},{"key":"10.1016\/j.mejo.2021.105231_b74","doi-asserted-by":"crossref","unstructured":"T. Xu, P. Liljeberg, H. Tenhunen, A study of through silicon via impact to 3D network-on-chip design, in: 2010 International Conference on Electronics and Information Engineering, vol. 1, 2010, pp. V1\u2013333\u2013V1\u2013337, 10.1109\/ICEIE.2010.5559865.","DOI":"10.1109\/ICEIE.2010.5559865"},{"key":"10.1016\/j.mejo.2021.105231_b75","doi-asserted-by":"crossref","unstructured":"A. Mishra, N. Vijaykrishnan, C. Das, A case for heterogeneous on-chip interconnects for CMPs, in: 2011 38th Annual International Symposium on Computer Architecture (ISCA), 2011, pp. 389\u2013399.","DOI":"10.1145\/2000064.2000111"},{"issue":"3","key":"10.1016\/j.mejo.2021.105231_b76","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/TC.2011.239","article-title":"Elevator-first: A deadlock-free distributed routing algorithm for vertically partially connected 3D-nocs","volume":"62","author":"Dubois","year":"2013","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.mejo.2021.105231_b77","doi-asserted-by":"crossref","unstructured":"H. Yu, Y. Shi, L. He, T. Karnik, Thermal via allocation for 3D ICs considering temporally and spatially variant thermal power, in: ISLPED\u201906 Proceedings of the 2006 International Symposium on Low Power Electronics and Design, 2006, pp. 156\u2013161, 10.1145\/1165573.1165611.","DOI":"10.1109\/LPE.2006.4271828"},{"key":"10.1016\/j.mejo.2021.105231_b78","series-title":"Morgan Kaufmann","first-page":"1","article-title":"Three-dimensional integrated circuit design","author":"Friedman","year":"2008"},{"key":"10.1016\/j.mejo.2021.105231_b79","doi-asserted-by":"crossref","unstructured":"G. Huang, M. Bakir, A. Naeemi, H. Chen, J. Meindl, Power delivery for 3D chip stacks: Physical modeling and design implication, in: 2007 IEEE Electrical Performance of Electronic Packaging, 2007, pp. 205\u2013208, 10.1109\/EPEP.2007.4387161.","DOI":"10.1109\/EPEP.2007.4387161"},{"key":"10.1016\/j.mejo.2021.105231_b80","doi-asserted-by":"crossref","unstructured":"U. Ogras, R. Marculescu, Analytical router modeling for networks-on-chip performance analysis, in: 2007 Design, Automation Test in Europe Conference Exhibition, 2007, pp. 1\u20136, 10.1109\/DATE.2007.364440.","DOI":"10.1109\/DATE.2007.364440"},{"key":"10.1016\/j.mejo.2021.105231_b81","doi-asserted-by":"crossref","unstructured":"T. Huang, U. Ogras, R. Marculescu, Virtual channels planning for networks-on-chip, in: 8th International Symposium on Quality Electronic Design (ISQED\u201907), 2007, pp. 879\u2013884, 10.1109\/ISQED.2007.169.","DOI":"10.1109\/ISQED.2007.169"},{"key":"10.1016\/j.mejo.2021.105231_b82","doi-asserted-by":"crossref","unstructured":"Y. Xu, Y. Du, B. Zhao, X. Zhou, Y. Zhang, J. Yang, A low-radix and low-diameter 3D interconnection network design, in: 2009 IEEE 15th International Symposium on High Performance Computer Architecture, 2009, pp. 30\u201342.","DOI":"10.1109\/HPCA.2009.4798234"},{"key":"10.1016\/j.mejo.2021.105231_b83","series-title":"Proceedings of the 2008 IEEE\/ACM International Conference on Computer-Aided Design","first-page":"598","article-title":"A low-overhead fault tolerance scheme for TSV-based 3D network on chip links","author":"Loi","year":"2008"},{"issue":"6","key":"10.1016\/j.mejo.2021.105231_b84","doi-asserted-by":"crossref","first-page":"1756","DOI":"10.1109\/TPDS.2015.2457444","article-title":"Performance and energy aware inhomogeneous 3D networks-on-chip architecture generation","volume":"27","author":"Agyeman","year":"2016","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"8","key":"10.1016\/j.mejo.2021.105231_b85","doi-asserted-by":"crossref","first-page":"1208","DOI":"10.1109\/TCAD.2014.2323219","article-title":"Assignment of vertical-links to routers in vertically-partially-connected 3-D-NoCs","volume":"33","author":"Foroutan","year":"2014","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.mejo.2021.105231_b86","doi-asserted-by":"crossref","unstructured":"P. Bogdan, R. Marculescu, Quantum-like effects in network-on-chip buffers behavior, in: 2007 44th ACM\/IEEE Design Automation Conference, 2007, pp. 266\u2013267.","DOI":"10.1109\/DAC.2007.375166"},{"issue":"1","key":"10.1016\/j.mejo.2021.105231_b87","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/JETCAS.2020.2974236","article-title":"Tsv antennas for multi-band wireless communication","volume":"10","author":"Pano","year":"2020","journal-title":"IEEE J. Emerg. Sel. Topics Circ. Syst."},{"key":"10.1016\/j.mejo.2021.105231_b88","doi-asserted-by":"crossref","DOI":"10.1016\/j.compeleceng.2020.106592","article-title":"Power and performance analysis of 3D network-on-chip architectures","volume":"83","author":"Halavar","year":"2020","journal-title":"Comput. Electr. Eng."},{"issue":"6","key":"10.1016\/j.mejo.2021.105231_b89","doi-asserted-by":"crossref","first-page":"1756","DOI":"10.1109\/TPDS.2015.2457444","article-title":"Performance and energy aware inhomogeneous 3D networks-on-chip architecture generation","volume":"27","author":"Agyeman","year":"2016","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"8","key":"10.1016\/j.mejo.2021.105231_b90","doi-asserted-by":"crossref","DOI":"10.3390\/electronics9081316","article-title":"Unified system network architecture: Flexible and area-efficient NoC architecture with multiple ports and cores","volume":"9","author":"Bui","year":"2020","journal-title":"Electronics"},{"issue":"10","key":"10.1016\/j.mejo.2021.105231_b91","doi-asserted-by":"crossref","first-page":"1430","DOI":"10.1109\/TC.2018.2822269","article-title":"First-last: A cost-effective adaptive routing solution for TSV-based three-dimensional networks-on-chip","volume":"67","author":"Charif","year":"2018","journal-title":"IEEE Trans. Comput."},{"issue":"7","key":"10.1016\/j.mejo.2021.105231_b92","doi-asserted-by":"crossref","first-page":"1358","DOI":"10.1109\/TCAD.2019.2917846","article-title":"Addressing a new class of reliability threats in 3-D network-on-chips","volume":"39","author":"Taheri","year":"2020","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"12","key":"10.1016\/j.mejo.2021.105231_b93","doi-asserted-by":"crossref","first-page":"2921","DOI":"10.1109\/TVLSI.2018.2865704","article-title":"High-performance and small-form factor near-field inductive coupling for 3-D NoC","volume":"26","author":"Gopal","year":"2018","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"03","key":"10.1016\/j.mejo.2021.105231_b94","doi-asserted-by":"crossref","first-page":"577","DOI":"10.1109\/TETC.2017.2762407","article-title":"Scalable design methodology and online algorithm for TSV-cluster defects recovery in highly reliable 3D-NoC systems","volume":"8","author":"Dang","year":"2020","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"issue":"4","key":"10.1016\/j.mejo.2021.105231_b95","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1109\/MCOM.2015.7081095","article-title":"W-band scalable phased arrays for imaging and communications","volume":"53","author":"Gu","year":"2015","journal-title":"IEEE Commun. Mag."},{"key":"10.1016\/j.mejo.2021.105231_b96","doi-asserted-by":"crossref","unstructured":"B. Banijamali, S. Ramalingam, H. Liu, M. Kim, Outstanding and innovative reliability study of 3D TSV interposer and fine pitch solder micro-bumps, in: 2012 IEEE 62nd Electronic Components and Technology Conference, 2012, pp. 309\u2013314, 10.1109\/ECTC.2012.6248847.","DOI":"10.1109\/ECTC.2012.6248847"},{"key":"10.1016\/j.mejo.2021.105231_b97","doi-asserted-by":"crossref","unstructured":"B. Sawyer, H. Lu, Y. Suzuki, Y. Takagi, M. Kobayashi, V. Smet, T. Sakai, V. Sundaram, R. Tummala, Modeling, design, fabrication and characterization of first large 2.5D glass interposer as a superior alternative to silicon and organic interposers at 50 micron bump pitch, in: 2014 IEEE 64th Electronic Components and Technology Conference (ECTC), 2014, pp. 742\u2013747, 10.1109\/ECTC.2014.6897367.","DOI":"10.1109\/ECTC.2014.6897367"},{"key":"10.1016\/j.mejo.2021.105231_b98","doi-asserted-by":"crossref","unstructured":"K. Oi, S. Otake, N. Shimizu, S. Watanabe, Y. Kunimoto, T. Kurihara, T. Koyama, M. Tanaka, L. Aryasomayajula, Z. Kutlu, Development of new 2.5D package with novel integrated organic interposer substrate with ultra-fine wiring and high density bumps, in: 2014 IEEE 64th Electronic Components and Technology Conference (ECTC), 2014, pp. 348\u2013353, 10.1109\/ECTC.2014.6897310.","DOI":"10.1109\/ECTC.2014.6897310"},{"key":"10.1016\/j.mejo.2021.105231_b99","series-title":"Nonlinear Fiber Optics, vol. 10","author":"Agrawal","year":"1995"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S002626922100224X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S002626922100224X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T14:10:48Z","timestamp":1725718248000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S002626922100224X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":99,"alternative-id":["S002626922100224X"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2021.105231","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2021,10]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Vertical traversal approach towards TSVs optimisation over multilayer network on chip (NoC)","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2021.105231","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2021 Elsevier Ltd. All rights reserved.","name":"copyright","label":"Copyright"}],"article-number":"105231"}}